We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

Photonics/RFIC Engineer - Open Rank (Mid Level) -EOSL

Georgia Tech Research Institute (GTRI)
tuition reimbursement
United States, Georgia, Atlanta
Jun 09, 2025
Overview:

The Georgia Tech Research Institute (GTRI) is the nonprofit, applied research division of the Georgia Institute of Technology (Georgia Tech).Founded in 1934 as the Engineering Experiment Station, GTRI has grown to more than 2,900 employees, supporting eight laboratories in over 20 locations around the country and performing more than $940 million of problem-solving research annually for government and industry.GTRI's renowned researchers combine science, engineering, economics, policy, and technical expertise to solve complex problems for the U.S. federal government, state, and industry.


Georgia Tech's Mission and Values

Georgia Tech's mission is to develop leaders who advance technology and improve the human condition. The Institute has nine key values that are foundational to everything we do:

1. Students are our top priority.
2. We strive for excellence.
3. We thrive on diversity.
4. We celebrate collaboration.
5. We champion innovation.
6. We safeguard freedom of inquiry and expression.
7. We nurture the wellbeing of our community.
8. We act ethically.
9. We are responsible stewards.

Over the next decade, Georgia Tech will become an example of inclusive innovation, a leading technological research university of unmatched scale, relentlessly committed to serving the public good; breaking new ground in addressing the biggest local, national, and global challenges and opportunities of our time; making technology broadly accessible; and developing exceptional, principled leaders from all backgrounds ready to produce novel ideas and create solutions with real human impact.


Project/Unit Description

The Photonics and Microelectronics Division (PMD) in the Electro-Optical Systems Laboratory (EOSL) of GTRI is searching for an early to mid-career Photonics/RFIC Engineer, with emphasis on experience in designing, taping out, and testing analog, mixed signal, and/or digital RF integrated circuits (ICs); this can include focus in device physics, TCAD modeling, reliability and advanced measurements of RF ICs. This position is specifically not focused on photonic IC design, though frequent collaboration between photonic and RF IC designers is expected.

The Photonics and Microelectronics Division has a dual mission in the topical areas of 1) design, prototyping & packaging of innovative DoD microsystems using digital / RF / photonic ICs, as well as 2) physical analysis of integrated circuits and their ability to perform in mission environments. The PMD team is skilled in design, simulation, fabrication, packaging and measurement of: RF and photonic ICs and subsystems; fiber optics; processing RF signals in the optical domain; fiber communications; building optical and RF systems/subsystems with discrete components and ICs; and materials physics, reliability, and forensics analysis of III-V & CMOS devices. PMD is a leader in the Georgia Tech-wide integrated circuit design and fabrication community of interest, which includes GTRI, Electrical & Computer Engineering, Materials Science & Engineering, the Packaging Research Center, the Institute for Electronics and Nanoscience. PMD research faculty also play an important role in the GaTech space R&D community. GTRI offers a dynamic, collaborative environment, where research faculty generate new ideas for projects to serve the needs of the warfighter, with opportunities to perform on projects outside their division to broaden their knowledge and experience.


Job Purpose

A Photonics Engineer advances and matures the state-of-the-art in integrated circuits that interact with electromagnetic signals. Their research centers on the development of RFICs and/or photonic IC (PICs) technology enabled through a diverse set of material systems, including Complementary Metal-Oxide Semiconductor (CMOS)-based silicon, silicon germanium (SiGe), and compound semiconductors (InP, GaAs, GaN and their associated ternary and quaternary compositions). The engineer is versed in the design and development of electronic, radio frequency, millimeter wave, and photonics design and development. Technology breakthroughs are achieved through a broad skill set covering numerous stages of the fabrication process including simulation, design, layout, packaging, and characterization of ICs, as well as integration into higher-level systems (such as board-level, component-level, and systems-level). The engineer works as part of a broad team of researchers to innovate new concepts, identify technology stakeholders, and execute challenging research in the national interest.


Key Responsibilities

  • Lead designer of RF/Analog IC project tasks
  • Serves as a lead contributor and author to technical journals and publications
  • Presents project presentations and technical reports under the supervision of more experienced engineers
  • Significant contributions to technical reports and presentations
  • Begin to take ownership of small team development, mentoring others
  • Significant contributions to white papers and competitive proposals
  • Supports sponsor engagement


Additional Responsibilities

  • Develop RF ICs, MMICs, and advanced microelectronics in materials such as CMOS, SiGe, GaAs, GaN, III-V, from design to tape-out to characterization
  • Collaborate with Photonic & digital IC designers on integrated circuit design projects
  • Perform design and layout of integrated circuits and printed circuit boards (PCB) using tools such as Cadence, Synopsis, OptoDesigner, Altium Designer, KLayout.
  • Model and simulate new radio frequency, photonic, or microelectronic concepts using tools such as HFSS, Silvaco TCAD, Lumerical, OptSim or supplemented with custom programs written in MATLAB or Python.
  • Use common RF/optical test equipment (spectrum analyzers, oscilloscopes, signal & network analyzers) to verify designs and performance in laboratory environments
  • Support business development activities among Department or Defense (DoD) program offices via the preparation of proposals and white papers.


Required Minimum Qualifications

  • Candidates currently enrolled in an accredited degree program relevant to this position will be considered. The candidate must have a graduation date of no later than August 2025.
  • Prior experience with various foundry processes, through tapeout, fabrication, and characterization.
  • Strong knowledge of radio frequency engineering, circuit concepts, microfabrication techniques, and/or device physics.
  • Experience with radio frequency component and system simulation and layout software such as HFSS, Cadence AWR, Keysight ADS, Silvaco TCAD, Altium Designer, or Klayout.
  • Experience performing basic electrical and optical tests using equipment such as spectrum analyzers, network analyzers, power meters, and signal analyzers.
  • Characterization and test of bare die in a probe station, load pull measurements.
  • Strong programming skills in MATLAB or Python.
  • Ability to obtain and maintain a DoD Secret Security Clearance


Preferred Qualifications

  • Active Secret Clearance
  • Working knowledge of semiconductor & CMOS reliability mechanisms; measuring & modeling failure analysis & reliability for discrete devices & ICs
  • Experience with RF and photonic component and system simulation and layout software such as Lumerical, OptSim, VPI Photonics, Optodesigner.
  • Experience designing, taping out and characterizing photonic ICs.
  • Strong foundation in mathematics and physics with ability to learn complex engineering concepts demonstrated through primary authorship in peer reviewed publications, contributions to Sponsored programs, or winning proposals.
  • Experience in leading RF, photonic, digital, firmware, or embedded software design efforts.
  • Track record in business development and program management to pursue funding and execute complex research projects.
  • Strong sense of curiosity in both the technical and non-technical aspects of working in applied research.
  • Ability to clearly communicate technical ideas to a non-technical audience


Travel Requirements

<10% travel


Education and Length of Experience

This position vacancy is an open-rank announcement. The final job offer will be dependent on candidate qualifications in alignment with Research Faculty Extension Professional ranks as outlined in section 3.2.1 of the Georgia Tech Faculty Handbook



  • 5-13 years of related experience with a Bachelor's degree in Electrical Engineering, Applied Physics, Microelectronics, Physics, Materials Science, Materials Physics, or closely related disciplines
  • 3-11 years of related experience with a Masters' degree in Electrical Engineering, Applied Physics, Microelectronics, Physics, Materials Science, Materials Physics, or closely related disciplines
  • 0-8 years of related experience with a Ph.D. in Electrical Engineering, Applied Physics, Microelectronics, Physics, Materials Science, Materials Physics, or closely related disciplines


Please refer to our Research Faculty Technical Level Guidelines for minimum requirements at the higher levels.


U.S. Citizenship Requirements

Due to our research contracts with the U.S. federal government, candidates for this position must be U.S. Citizens.


Clearance Type Required

Candidates must be able to obtain and maintain an active security clearance.


Benefits at GTRI

Comprehensive information on currently offered GTRI benefits, including Health & Welfare, Retirement Plans, Tuition Reimbursement, Time Off, and Professional Development, can be found through this link: https://benefits.hr.gatech.edu/.

Equal Employment Opportunity

The Georgia Institute of Technology (Georgia Tech) is an Equal Employment Opportunity Employer. The University is committed to maintaining a fair and respectful environment for all. To that end, and in accordance with federal and state law, Board of Regents policy, and University policy, Georgia Tech provides equal opportunity to all faculty, staff, students, and all other members of the Georgia Tech community, including applicants for admission and/or employment, contractors, volunteers, and participants in institutional programs, activities, or services. Georgia Tech complies with all applicable laws and regulations governing equal opportunity in the workplace and in educational activities.

Georgia Tech prohibits discrimination, including discriminatory harassment, on the basis of race, ethnicity, ancestry, color, religion, sex (including pregnancy), sexual orientation, gender identity, gender expression, national origin, age, disability, genetics, or veteran status in its programs, activities, employment, and admissions. This prohibition applies to faculty, staff, students, and all other members of the Georgia Tech community, including affiliates, invitees, and guests. Further, Georgia Tech prohibits citizenship status, immigration status, and national origin discrimination in hiring, firing, and recruitment, except where such restrictions are required in order to comply with law, regulation, executive order, or Attorney General directive, or where they are required by Federal, State, or local government contract.

USG Core Values Statement

The University System of Georgia is comprised of our 26 institutions of higher education and learning as well as the System Office. Our USG Statement of Core Values are Integrity, Excellence, Accountability, and Respect. These values serve as the foundation for all that we do as an organization, and each USG community member is responsible for demonstrating and upholding these standards. More details on the USG Statement of Core Values and Code of Conduct are available in USG Board Policy 8.2.18.1.2 and can be found on-line at https://www.usg.edu/policymanual/section8/C224/#p8.2.18_personnel_conduct.

Additionally, USG supports Freedom of Expression as stated in Board Policy 6.5 Freedom of Expression and Academic Freedom found on-line at https://www.usg.edu/policymanual/section6/C2653.

Applied = 0

(web-696f97f645-4mdcj)