We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Senior ASIC Engineering Technical Leader - Formal Verification

Cisco Systems, Inc.
United States, California, San Jose
170 W Tasman Dr (Show on map)
Oct 17, 2025
The application window is expected to close on: October 21, 2025
Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.
This role requires being onsite in San Jose, CA at least 4 days/week.
Meet the Team
Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.
Your Impact
  • Analyze block architecture and identify parts critical / beneficial and suitable for Formal Verification and develop a Formal Verification strategy for identified parts.
  • Analyze designs using Formal tools and check complexity to confirm parts selection and strategy.
  • Develop Formal test plans and Formal Testbenches including interface components to be reused in simulation.
  • Develop abstraction models for memories and other parts required abstraction.
  • Develop coverage assertion for debugging and corner cases.
  • Run Formal tools (Synopsys VC Formal or Jasper Gold).
  • Debug failures and provide waveforms to the designer for debugging.
  • Collect and analyze Formal coverage.
Minimum Qualifications
  • Bachelor's Degree in Electrical or Computer Engineering with 12+ years of ASIC or related experience or Master's Degree in Electrical or Computer Engineering with 8+ years of ASIC or related experience.
  • Experience in formal Verification using either VC Formal or Jasper Gold.
Preferred Qualifications
  • Extensive experience using System Verilog.
  • Prior experience developing formal testbench and collecting formal code coverage.
  • Experience collaborating with cross-functional teams.
  • Experience building, leading, and mentoring a team of engineers.
  • Experience in merging and analyzing code coverage data generated functional simulation.
  • Good written and verbal communication skills.
  • Good working knowledge in C, C++ programming and debugging skills.
Why Cisco?
At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Simply put - we power the future.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Applied = 0

(web-c549ffc9f-ww2c9)